PCLK1
hws[PCLK1] = clk_hw_register_divider_table(NULL, "pclk1", "hclk", 0,
hws[PCLK1] = ma35d1_clk_fixed_factor(dev, "pclk1", "sysclk1_mux", 1, 1);