MISC_REG_AEU_ENABLE4_IGU_OUT_0
MISC_REG_AEU_ENABLE4_IGU_OUT_0);
MISC_REG_AEU_ENABLE4_IGU_OUT_0, val);