MAX_DFL_FPGA_PORT_NUM
WARN_ON(port_num > MAX_DFL_FPGA_PORT_NUM);
#define MAX_DFL_FEATURE_DEV_NUM (MAX_DFL_FPGA_PORT_NUM + 1)