AR_FAST_DIV_ENABLE_S
regval |= ((value >> 7) & 0x1) << AR_FAST_DIV_ENABLE_S;
regval |= ((ant_div_ctl1 >> 7) & 0x1) << AR_FAST_DIV_ENABLE_S;