LGM_CLK_SW
LGM_DIV(LGM_CLK_SW, "switch", "pll0b", 0, PLL_DIV(CGU_PLL0B_CFG0),
#define LGM_CLK_CQEM LGM_CLK_SW