AR5K_DCU_GBL_IFS_SIFS
{ AR5K_DCU_GBL_IFS_SIFS,
ath5k_hw_reg_write(ah, sifs_clock, AR5K_DCU_GBL_IFS_SIFS);