IMX6UL_CLK_AIPSTZ3
hws[IMX6UL_CLK_AIPSTZ3] = imx_clk_hw_gate2("aips_tz3", "ahb", base + 0x80, 18);
clk_prepare_enable(hws[IMX6UL_CLK_AIPSTZ3]->clk);