GPIO_DR
config.set = port->base + GPIO_DR;
port->gpio_saved_reg.dr = readl(port->base + GPIO_DR);
writel(port->gpio_saved_reg.dr, port->base + GPIO_DR);