GICC_ENABLE
writel_relaxed(bypass | mode | GICC_ENABLE, cpu_base + GIC_CPU_CTRL);
val &= ~GICC_ENABLE;