GATE_CLK_DDR01_DIV0
SG2042_GATE_FW(GATE_CLK_DDR01_DIV0, "clk_gate_ddr01_div0", "dpll0",
case GATE_CLK_DDR01_DIV0: