GATE_CLK_AXI_DDR_DIV1
SG2042_GATE_FW(GATE_CLK_AXI_DDR_DIV1, "clk_gate_axi_ddr_div1", "fpll",
case GATE_CLK_AXI_DDR_DIV1: