GATE_CLK_AXI_DDR_DIV0
SG2042_GATE_FW(GATE_CLK_AXI_DDR_DIV0, "clk_gate_axi_ddr_div0", "mpll",
case GATE_CLK_AXI_DDR_DIV0: