EXYNOS5_DREXI_TIMINGPOWER1
dmc->base_drexi0 + EXYNOS5_DREXI_TIMINGPOWER1);
dmc->base_drexi1 + EXYNOS5_DREXI_TIMINGPOWER1);