DVC_SWRSR
rsnd_mod_write(mod, DVC_SWRSR, 0);
rsnd_mod_write(mod, DVC_SWRSR, 1);
RSND_GEN_M_REG(DVC_SWRSR, 0xe00, 0x100),