DPHY_TX_J721E_WIZ_PLL_CTRL
dphy->regs + DPHY_TX_J721E_WIZ_PLL_CTRL);
return readl_poll_timeout(dphy->regs + DPHY_TX_J721E_WIZ_PLL_CTRL, status,