DEFAULT_BUS_CYCLE
do_div(ms, sfc->bus_rate / DEFAULT_BUS_CYCLE);
ret = regmap_write(sfc->regmap_base, SFC_CFG, (DEFAULT_BUS_CYCLE - 1));
return clk_set_rate(sfc->core_clk, speed_hz * DEFAULT_BUS_CYCLE);