tegra_pll_get_fixed_mdiv
input_rate /= tegra_pll_get_fixed_mdiv(hw, input_rate);
cfg->m = tegra_pll_get_fixed_mdiv(hw, input_rate);
u16 tegra_pll_get_fixed_mdiv(struct clk_hw *hw, unsigned long input_rate);