tegra_clk_vi_8
INT8("vi", mux_pllm_pllc2_c_c3_pllp_plla, CLK_SOURCE_VI, 20, 0, tegra_clk_vi_8),
[tegra_clk_vi_8] = { .dt_id = TEGRA114_CLK_VI, .present = true },