CPG_PLLECR
if (readl(base + CPG_PLLECR) & BIT(enable_bit)) {
pll_clk->pllecr_reg = base + CPG_PLLECR;