CN23XX_SLI_GBL_CONTROL
CN23XX_SLI_GBL_CONTROL) | 0x2,
(u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_GBL_CONTROL);
reg = CN23XX_SLI_GBL_CONTROL;