CLK_TIMER_ROOT
GATE(CLK_TIMER_ROOT, "clk_timer_root", "xin24m", 0,
COMPOSITE_NODIV(CLK_TIMER_ROOT, "clk_timer_root", mux_100m_24m_p, 0,