CLK_SPI1ASYNC
DEF_DIV(".spi1async", CLK_SPI1ASYNC, CLK_PLL4D1, DIVSPI1ASYNC,
DEF_MOD("spi1", 105, CLK_SPI1ASYNC),