CLK_SPI0ASYNC
DEF_DIV(".spi0async", CLK_SPI0ASYNC, CLK_PLL4D1, DIVSPI0ASYNC,
DEF_MOD("spi0", 104, CLK_SPI0ASYNC),