CLK_SLOW_SYS_DIV_INT
.div_int_reg = CLK_SLOW_SYS_DIV_INT,
regmap_reg_range(CLK_SLOW_SYS_CTRL, CLK_SLOW_SYS_DIV_INT),