CLK_SEL_W0
DEF_MUX(".selw0", CLK_SEL_W0, SEL_W0, sel_w),
DEF_MOD("urt0_clk", R9A09G011_URT0_CLK, CLK_SEL_W0, 0x438, 5, 0),