CLK_SDIO_TIMER_DIV_INT
.div_int_reg = CLK_SDIO_TIMER_DIV_INT,
regmap_reg_range(CLK_SDIO_TIMER_CTRL, CLK_SDIO_TIMER_DIV_INT),