CLK_SCLK_FIMD0
GATE(CLK_SCLK_FIMD0, "sclk_fimd0", "div_fimd0",
GATE(CLK_SCLK_FIMD0, "sclk_fimd0", "div_fimd0", SRC_MASK_LCD0, 0,