CLK_SCLK_AUD_I2S
GATE(CLK_SCLK_AUD_I2S, "sclk_aud_i2s", "div_sclk_aud_i2s",
#define CLKS_NR_AUD (CLK_SCLK_AUD_I2S + 1)