CLK_SCI5ASYNC
DEF_DIV(".sci5async", CLK_SCI5ASYNC, CLK_PLL4D1, DIVSCI5ASYNC,
DEF_MOD("sci5fck", 600, CLK_SCI5ASYNC),