CLK_SCI4ASYNC
DEF_DIV(".sci4async", CLK_SCI4ASYNC, CLK_PLL4D1, DIVSCI4ASYNC,
DEF_MOD("sci4fck", 12, CLK_SCI4ASYNC),