CLK_SCI3ASYNC
DEF_DIV(".sci3async", CLK_SCI3ASYNC, CLK_PLL4D1, DIVSCI3ASYNC,
DEF_MOD("sci3fck", 11, CLK_SCI3ASYNC),