CLK_SCI2ASYNC
DEF_DIV(".sci2async", CLK_SCI2ASYNC, CLK_PLL4D1, DIVSCI2ASYNC,
DEF_MOD("sci2fck", 10, CLK_SCI2ASYNC),