CLK_SCI1ASYNC
DEF_DIV(".sci1async", CLK_SCI1ASYNC, CLK_PLL4D1, DIVSCI1ASYNC,
DEF_MOD("sci1fck", 9, CLK_SCI1ASYNC),