CLK_SCI0ASYNC
DEF_DIV(".sci0async", CLK_SCI0ASYNC, CLK_PLL4D1, DIVSCI0ASYNC,
DEF_MOD("sci0fck", 8, CLK_SCI0ASYNC),