CLK_PMU1
GATE(CLK_PMU1, "clk_pmu1", "xin24m", CLK_IS_CRITICAL,
GATE(CLK_PMU1, "clk_pmu1", "clk_pmu0", CLK_IS_CRITICAL,