CLK_PCLK_SMMU_HEVC_0
#define CLKS_NR_HEVC (CLK_PCLK_SMMU_HEVC_0 + 1)
GATE(CLK_PCLK_SMMU_HEVC_0, "pclk_smmu_hevc_0", "div_pclk_hevc",