CLK_PCLK_SMMU_G2D
GATE(CLK_PCLK_SMMU_G2D, "pclk_smmu_g2d", "div_pclk_g2d",
#define CLKS_NR_G2D (CLK_PCLK_SMMU_G2D + 1)