CLK_GOUT_HSI0_XIU_P_HSI0_ACLK
#define CLKS_NR_HSI0 (CLK_GOUT_HSI0_XIU_P_HSI0_ACLK + 1)
GATE(CLK_GOUT_HSI0_XIU_P_HSI0_ACLK,