CLK_DPLL0_50M
[CLK_DPLL0_50M] = &dpll0_50m.hw,
[CLK_DPLL0_50M] = &dpll1_50m.hw,
#define CLK_ANLG_PHY_G7_NUM (CLK_DPLL0_50M + 1)