CLK_DPLL0
static DEFINE_SG2044_PLL_RO(CLK_DPLL0, clk_dpll0, osc_parents, CLK_IS_CRITICAL,
[CLK_DPLL0] = &dpll0_clk.common.hw,
[CLK_DPLL0] = &dpll0.common.hw,