CLK_CON_MUX_CLK_CPUCL_PLL_SCU
CLK_CON_MUX_CLK_CPUCL_PLL_SCU,
CLK_CON_MUX_CLK_CPUCL_PLL_SCU, 0, 1, CLK_SET_RATE_PARENT, 0),