CLK_CON_GAT_PERI_TMU_CPUCL1_CLK
CLK_CON_GAT_PERI_TMU_CPUCL1_CLK,
CLK_CON_GAT_PERI_TMU_CPUCL1_CLK, 5, CLK_SET_RATE_PARENT, 0),