CLK_CON_GAT_PERI_TMU_CPUCL0_CLK
CLK_CON_GAT_PERI_TMU_CPUCL0_CLK,
CLK_CON_GAT_PERI_TMU_CPUCL0_CLK, 4, CLK_SET_RATE_PARENT, 0),