CLK_CON_GAT_GOUT_DPU_SMMU_CLK
CLK_CON_GAT_GOUT_DPU_SMMU_CLK,
CLK_CON_GAT_GOUT_DPU_SMMU_CLK, 21, 0, 0),