CLK_CON_GAT_GOUT_DPU_PPMU_PCLK
CLK_CON_GAT_GOUT_DPU_PPMU_PCLK,
CLK_CON_GAT_GOUT_DPU_PPMU_PCLK, 21, 0, 0),