CLK_CON_DIV_MIF_CMU_FSYS_MMC2
CLK_CON_DIV_MIF_CMU_FSYS_MMC2,
"gout_mif_mux_cmu_fsys_mmc2", CLK_CON_DIV_MIF_CMU_FSYS_MMC2, 0, 10),