CLK_CON_DIV_MIF_CMU_FSYS_MMC1
CLK_CON_DIV_MIF_CMU_FSYS_MMC1,
"gout_mif_mux_cmu_fsys_mmc1", CLK_CON_DIV_MIF_CMU_FSYS_MMC1, 0, 10),