CLK_CON_DIV_MIF_CMU_FSYS_MMC0
CLK_CON_DIV_MIF_CMU_FSYS_MMC0,
"gout_mif_mux_cmu_fsys_mmc0", CLK_CON_DIV_MIF_CMU_FSYS_MMC0, 0, 10),