CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK
CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK,
CLK_CON_DIV_DIV_CLK_CPUCL1_PCLK, 0, 4,