CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK
CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK,
CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK, 0, 4,